

浙江大学实验报告

课程名称: 电路与电子技术实验 II 指导老师: 张伟
实验名称: 步进电机脉冲分配器 同组学生:

专业: 电子信息工程
姓名: _____
学号: _____
地点: 紫金港东三 406
日期: 2024 年 6 月 10 日


1 实验目的

1. 学会使用 VHDL 语言描述复杂逻辑电路——步进电机脉冲分配器。
2. 掌握步进电机脉冲分配器的工作原理。
3. 掌握步进电机脉冲分配器的设计方法。

2 实验原理

2.1 步进电机脉冲分配器

电路的状态转移图为:



在上图的基础上设计脉冲分配器

2.2 程序流程分析

设计基本程序流程如下所示，完成以下基本功能：

1. 频率改变从 1Hz 99Hz
2. 正转、反转
3. 基本的脉冲分配器功能




图 1: 程序流程图

2.3 程序设计

2.3.1 2Hz 脉冲产生程序

```
1 entity clk2hz is
2   port(
3     clk : in std_logic;
4     clock2hz : out std_logic
5   );
6 end clk2hz;
7
8 architecture Behavioral of clk2hz is
9   constant m : integer :=
10    12500000;
11
12 begin
13   process(clk,tmp)
14   begin
15     if rising_edge(clk) then
16       cout := cout+1;
17     if cout <= m then
18       tmp <= '0';
19     elsif cout < m*2 then
20       tmp <= '1';
21     else
22       cout := 0;
23     end if;
24   end if;
25 end process;
26   clock2hz <= tmp;
27 end Behavioral;
```

2.4 1-99Hz 脉冲产生程序

```
1 entity Freq is
2   port(
3     clk50m : in std_logic; -- 50 MHz时钟输入
4     key0: in STD_LOGIC; -- 增加信号输入
5     key1: in STD_LOGIC; -- 减小信号输入
6     q0: out STD_LOGIC_VECTOR(3 DOWNTO 0); -- 个位数码管显示
7     q1: out STD_LOGIC_VECTOR(3 DOWNTO 0); -- 十位数码管显示
8     freq : out std_logic
9   );
10 end Freq;
11
12 architecture Behavioral of Freq is
13   COMPONENT clk2hz
14   port(
15     clk : in std_logic;
16     clock2hz : out std_logic
17   );
18 end COMPONENT;
19 COMPONENT KeyInput
```

```
20   PORT(
21     clk2Hz: IN STD_LOGIC;
22     key0: IN STD_LOGIC;
23     key1: IN STD_LOGIC;
24     q0: OUT STD_LOGIC_VECTOR(3 DOWNTO 0); -- 个位数码管显示
25     q1: OUT STD_LOGIC_VECTOR(3 DOWNTO 0); -- 十位数码管显示
26   );
27 end COMPONENT;
28
29 signal clock2hz : std_logic;
30 signal q2,q3,q4,q5 :
31   std_logic_vector(7 downto 0) := "00000000";
32 signal q00,q11 :
33   std_logic_vector(3 downto 0);
34 begin
35   u0 : clk2hz port map ( clk => clk50m,
36                           clock2hz => clock2hz );
37
38   process(key0,key1)
39   begin
40     if key0 = '1' and key1 = '1'
41       then
42         q2(3 downto 0) <= q00;
43         q3(4 downto 1) <= q11;
44         q4(6 downto 3) <= q11;
45         q5 <= q2+q3+q4;
46         k <= 25000000/
47           conv_integer(q5);
48
49   end if;
50   end process;
51
52   begin
53     --略--
54   end process;
55 end Behavioral;
```

2.4.1 脉冲分配器

```
1 entity PulseAssign is
2   port(
3     freq : in std_logic;
4     sw1_x : in std_logic;
5     sw0_x : in std_logic;
6     A : out std_logic;
7     B : out std_logic;
8     C : out std_logic
9   );
10 end PulseAssign;
11
12 architecture Behavioral of PulseAssign is
13 begin
14   process(freq)
15   begin
16     if rising_edge(freq) then
17       qa <= not((sw1_x and qb) or ((not sw1_x
18
19         ) and qc));
20       qb <= not((sw1_x and qc) or ((not sw1_x
21
22         ) and qa));
23       qc <= not((sw1_x and qa) or ((not sw1_x
24
25         ) and qb));
26     end if;
27   end process;
28 end Behavioral;
```

```

21      end if;
22  end process;
23      ) and qb));
24      A <=qa and sw0_x;
25      B <=qb and sw0_x;
26  end Behavioral;

```

2.4.2 主程序

```

1  entity Motor is
2    port(
3      clk50m : in std_logic;           23      STD_LOGIC_VECTOR begin
4      key0,key1: in std_logic;         24      (3 DOWNTO 0);   45      Freqg1: Freqg PORT MAP(
5      sw0,sw1: in std_logic;          25      END COMPONENT; 46      clk50m => clk50m,
6      A : out std_logic;             26      COMPONENT PulseAssign 47      key0 => key0,
7      B : out std_logic;             27      port(               48      key1 => key1,
8      C : out std_logic;             28      freq : in std_logic; 49      q0 => q0,
9      freq : out std_logic;          29      sw1_x : in std_logic; 50      q1 => q1,
10     seg_dis_q1 : OUT              30      sw0_x : in std_logic; 51      freq => freq_in
11     STD_LOGIC_VECTOR(31           31      A : out std_logic; 52      );
12     (6 DOWNTO 0);                32      B : out std_logic; 53      PulseAssign1: PulseAssign
13     seg_dis_q0 : OUT              33      C : out std_logic 54      PORT MAP(
14     STD_LOGIC_VECTOR(34           34      );                 55      freq => freq_in,
15     (6 DOWNTO 0)                 35      end COMPONENT; 56      sw1_x => sw1,
16   );
17   end Motor;
18
19 architecture Behavioral of Motor is
20   COMPONENT Freqg
21     PORT(
22       clk50m : in std_logic;
23       key0: in STD_LOGIC;
24       key1: in STD_LOGIC;
25       q0: out STD_LOGIC_VECTOR(3 DOWNTO 0);
26       q1: out STD_LOGIC_VECTOR(3 DOWNTO 0);
27     );
28   end component;
29
30   signal q0,q1 : std_logic_vector(3 DOWNTO 0);
31   signal freq_in : std_logic;
32
33   begin
34     Freqg1: Freqg PORT MAP(
35       clk50m => clk50m,
36       key0 => key0,
37       key1 => key1,
38       q0 => q0,
39       q1 => q1,
40       freq_in => freq_in
41     );
42
43     PulseAssign1: PulseAssign PORT MAP(
44       freq_in => freq_in,
45       sw1 => sw1,
46       sw0 => sw0,
47       A => A,
48       B => B,
49       C => C
50     );
51
52     hex7seg1: hex7seg PORT MAP(
53       data_in => q0,
54       seg_dis => seg_dis_q0
55     );
56
57     hex7seg2: hex7seg PORT MAP(
58       data_in => q1,
59       seg_dis => seg_dis_q1
60     );
61
62     Freqg1: Freqg PORT MAP(
63       data_in => q0,
64       seg_dis => seg_dis_q0
65     );
66
67     hex7seg1: hex7seg PORT MAP(
68       data_in => q1,
69       seg_dis => seg_dis_q1
70     );
71
72   end Behavioral;

```

其他部分程序略。

3 实验过程与结果

1. 创建工程文件




图 2: 创建工程文件结果图

2. 添加源文件

3. 编译，得到基本结构如下图所示




图 3: 编译结果

4. 下载到 FPGA 板上，实验效果如下图所示




图 4: 实验结果